[IEEE] Highly Stackable 3D DRAM of Dual-Gate IGZO 2T0C with Record 3 Bits/Cell and 400s Data Retention

ggdodo 发表于 1 小时前 | 显示全部楼层 |阅读模式
此帖将于 2026-08-20 17:13 自动关闭
悬赏10积分

期刊:2026 IEEE/JSAP Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)

文献作者:Fuxi Liao; Zhengyong Zhu; Guanhua Yang; Xuanming Zhang; Menggan Liu; Kaifei Chen; Wendong Lu; Zihan Li; Naide Mao; Bok-Moon Kang; Jinghong Shi; Meichen Jin; Chang Liu; Jing Liang; Gui-Lei Wang; Congyan Lu; Jinshan Yue; Lingfei Wang; Jiawei Wang; Di Geng; Nianduan Lu; Chao Zhao; Arokia Nathan; Ling Li; Ming Liu

出版日期:2026-6-14

DOI号:10.1109/vlsitechnologyandcir65830.2026.11577586

下载链接:https://ieeexplore.ieee.org/stampPDF/getPDF.jsp?arnumber=11577586

文献链接:https://doi.org/10.1109/vlsitechnologyandcir65830.2026.11577586

当前文献来源于 IEEE


备注信息:
全部回复0 显示全部楼层

发表回复

您需要登录后才可以回帖 登录 | 立即注册

本版积分规则

注册会员
  • 发布

  • 回复

  • 积分

    230

返回列表